]> git.sesse.net Git - ffmpeg/blob - libavcodec/mips/hevc_macros_msa.h
vc2enc: do not allocate packet until exact frame size is known
[ffmpeg] / libavcodec / mips / hevc_macros_msa.h
1 /*
2  * Copyright (c) 2015 Manojkumar Bhosale (Manojkumar.Bhosale@imgtec.com)
3  *
4  * This file is part of FFmpeg.
5  *
6  * FFmpeg is free software; you can redistribute it and/or
7  * modify it under the terms of the GNU Lesser General Public
8  * License as published by the Free Software Foundation; either
9  * version 2.1 of the License, or (at your option) any later version.
10  *
11  * FFmpeg is distributed in the hope that it will be useful,
12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14  * Lesser General Public License for more details.
15  *
16  * You should have received a copy of the GNU Lesser General Public
17  * License along with FFmpeg; if not, write to the Free Software
18  * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
19  */
20
21 #ifndef AVCODEC_MIPS_HEVC_MACROS_MSA_H
22 #define AVCODEC_MIPS_HEVC_MACROS_MSA_H
23
24 #define HEVC_PCK_SW_SB2(in0, in1, out)                            \
25 {                                                                 \
26     v8i16 tmp0_m;                                                 \
27                                                                   \
28     tmp0_m = __msa_pckev_h((v8i16) in0, (v8i16) in1);             \
29     out = (v4i32) __msa_pckev_b((v16i8) tmp0_m, (v16i8) tmp0_m);  \
30 }
31
32 #define HEVC_PCK_SW_SB4(in0, in1, in2, in3, out)                  \
33 {                                                                 \
34     v8i16 tmp0_m, tmp1_m;                                         \
35                                                                   \
36     PCKEV_H2_SH(in0, in1, in2, in3, tmp0_m, tmp1_m);              \
37     out = (v4i32) __msa_pckev_b((v16i8) tmp1_m, (v16i8) tmp0_m);  \
38 }
39
40 #define HEVC_PCK_SW_SB8(in0, in1, in2, in3, in4, in5, in6, in7, out0, out1)  \
41 {                                                                            \
42     v8i16 tmp0_m, tmp1_m, tmp2_m, tmp3_m;                                    \
43                                                                              \
44     PCKEV_H4_SH(in0, in1, in2, in3, in4, in5, in6, in7,                      \
45                 tmp0_m, tmp1_m, tmp2_m, tmp3_m);                             \
46     PCKEV_B2_SW(tmp1_m, tmp0_m, tmp3_m, tmp2_m, out0, out1);                 \
47 }
48
49 #define HEVC_PCK_SW_SB12(in0, in1, in2, in3, in4, in5, in6, in7,   \
50                          in8, in9, in10, in11, out0, out1, out2)   \
51 {                                                                  \
52     v8i16 tmp0_m, tmp1_m, tmp2_m, tmp3_m, tmp4_m, tmp5_m;          \
53                                                                    \
54     PCKEV_H4_SH(in0, in1, in2, in3, in4, in5, in6, in7,            \
55                 tmp0_m, tmp1_m, tmp2_m, tmp3_m);                   \
56     PCKEV_H2_SH(in8, in9, in10, in11, tmp4_m, tmp5_m);             \
57     PCKEV_B2_SW(tmp1_m, tmp0_m, tmp3_m, tmp2_m, out0, out1);       \
58     out2 = (v4i32) __msa_pckev_b((v16i8) tmp5_m, (v16i8) tmp4_m);  \
59 }
60
61 #define HEVC_FILT_8TAP(in0, in1, in2, in3,                       \
62                        filt0, filt1, filt2, filt3)               \
63 ( {                                                              \
64     v4i32 out_m;                                                 \
65                                                                  \
66     out_m = __msa_dotp_s_w((v8i16) in0, (v8i16) filt0);          \
67     out_m = __msa_dpadd_s_w(out_m, (v8i16) in1, (v8i16) filt1);  \
68     DPADD_SH2_SW(in2, in3, filt2, filt3, out_m, out_m);          \
69     out_m;                                                       \
70 } )
71
72 #define HEVC_FILT_4TAP(in0, in1, filt0, filt1)           \
73 ( {                                                      \
74     v4i32 out_m;                                         \
75                                                          \
76     out_m = __msa_dotp_s_w(in0, (v8i16) filt0);          \
77     out_m = __msa_dpadd_s_w(out_m, in1, (v8i16) filt1);  \
78     out_m;                                               \
79 } )
80
81 #endif  /* AVCODEC_MIPS_HEVC_MACROS_MSA_H */